Sciweavers

188 search results - page 14 / 38
» Instruction Set Extension Exploration in Multiple-Issue Arch...
Sort
View
ICCD
1999
IEEE
110views Hardware» more  ICCD 1999»
15 years 4 months ago
TriMedia CPU64 Architecture
We present a new VLIW core as a successor to the TriMedia TM1000. The processor is targeted for embedded use in media-processing devices like DTVs and set-top boxes. Intended as a...
Jos T. J. van Eijndhoven, Kees A. Vissers, Evert-J...
93
Voted
ASPLOS
2012
ACM
13 years 7 months ago
Architecture support for disciplined approximate programming
Disciplined approximate programming lets programmers declare which parts of a program can be computed approximately and consequently at a lower energy cost. The compiler proves st...
Hadi Esmaeilzadeh, Adrian Sampson, Luis Ceze, Doug...
87
Voted
WICSA
2001
15 years 1 months ago
A Highly-Extensible, XML-Based Architecture Description Language
Software architecture research focuses on models of software architectures as specified in architecture description languages (ADLs). As research progresses in specific areas of s...
Eric M. Dashofy, André van der Hoek, Richar...
103
Voted
FPL
2007
Springer
99views Hardware» more  FPL 2007»
15 years 3 months ago
Disjoint Pattern Enumeration for Custom Instructions Identification
Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. These custom instructions are selected through an analys...
Pan Yu, Tulika Mitra
VLSID
2008
IEEE
128views VLSI» more  VLSID 2008»
16 years 1 days ago
A Novel Approach to Compute Spatial Reuse in the Design of Custom Instructions
In the automatic design of custom instruction set processors, there can be a very large set of potential custom instructions, from which a few instructions are required to be chos...
Nagaraju Pothineni, Anshul Kumar, Kolin Paul