29 search results - page 2 / 6 » Instruction level power model of microcontrollers |
ICCAD
2001
IEEE
15 years 10 months ago
2001
IEEE
The aim of this work is to provide an elegant and accurate static execution timing model for 32-bit microprocessor instruction sets, covering also inter–instruction effects. Suc...
127
click to vote
ICCAD
1994
IEEE
15 years 5 months ago
1994
IEEE
Embedded computer systems are characterized by the presence of a dedicated processor and the software that runs on it. Power constraints are increasingly becoming the critical com...
102
click to vote
DAC
2002
ACM
16 years 2 months ago
2002
ACM
Aim of this paper is to propose a methodology for the definition of an instruction-level energy estimation framework for VLIW (Very Long Instruction Word) processors. The power mo...
132
click to vote
ISQED
2002
IEEE
15 years 6 months ago
2002
IEEE
The paper addresses the issue of microprocessor and microcontroller testing, and follows an approach based on the generation of a test program. The proposed method relies on two p...
116
click to vote
CAMP
2005
IEEE
15 years 3 months ago
2005
IEEE
Abstract— In this paper we address the problem of the architectural exploration from the energy/performance point of view of a VLIW processor for embedded systems. We also consid...