Sciweavers

6593 search results - page 1203 / 1319
» Integrated Learning Architectures
Sort
View
ARC
2009
Springer
165views Hardware» more  ARC 2009»
15 years 10 months ago
Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform
Abstract. Most hardware/software codesigns of Elliptic Curve Cryptography only have one central control unit, typically a 32 bit or 8 bit processor core. With the ability of integr...
Xu Guo, Patrick Schaumont
TACAS
2009
Springer
109views Algorithms» more  TACAS 2009»
15 years 10 months ago
TaPAS: The Talence Presburger Arithmetic Suite
TAPAS is a suite of libraries dedicated to FO (R, Z, +, ≤). The suite provides (1) the application programming interface GENEPI for this logic with encapsulations of many classic...
Jérôme Leroux, Gérald Point
142
Voted
CASES
2009
ACM
15 years 10 months ago
Towards scalable reliability frameworks for error prone CMPs
As technology scales and the energy of computation continually approaches thermal equilibrium [1,2], parameter variations and noise levels will lead to larger error rates at vario...
Joseph Sloan, Rakesh Kumar
MOBIWAC
2009
ACM
15 years 10 months ago
Protocol design and analysis of a HIP-based per-application mobility management platform
Rapid evolution of wireless networking has provided wide-scale of different wireless access technologies like Bluetooth, ZigBee, 802.11a/b/g, DSRC, 3G UMTS, LTE, WiMAX, etc. The c...
László Bokor, László T...
MICRO
2008
IEEE
116views Hardware» more  MICRO 2008»
15 years 10 months ago
Power reduction of CMP communication networks via RF-interconnects
As chip multiprocessors scale to a greater number of processing cores, on-chip interconnection networks will experience dramatic increases in both bandwidth demand and power dissi...
M.-C. Frank Chang, Jason Cong, Adam Kaplan, Chunyu...
« Prev « First page 1203 / 1319 Last » Next »