6593 search results - page 1236 / 1319 » Integrated Learning Architectures |
139
click to vote
DAC
2009
ACM
16 years 4 months ago
2009
ACM
Embedded cryptosystems show increased vulnerabilities to implementation attacks such as power analysis. CMOS technology trends are causing increased process variations which impac...
105
Voted
DAC
2009
ACM
16 years 4 months ago
2009
ACM
This paper presents a technique to improve the storage density of spin-torque transfer (STT) magnetoresistive random access memory (MRAM) in the presence of significant magnetic t...
130
click to vote
DAC
2009
ACM
16 years 4 months ago
2009
ACM
In double patterning lithography (DPL), coloring conflict and stitch minimization are the two main challenges. Post layout decomposition algorithm [1] [2]may not be enough to achi...
126
Voted
DAC
2008
ACM
16 years 4 months ago
2008
ACM
In this paper, we present ELIAD, an efficient lithography aware detailed router to optimize silicon image after optical proximity correction (OPC) in a correct-by-construction man...
131
Voted
DAC
2008
ACM
16 years 4 months ago
2008
ACM
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR g...