Sciweavers

6593 search results - page 312 / 1319
» Integrated Learning Architectures
Sort
View
VLSID
2000
IEEE
79views VLSI» more  VLSID 2000»
15 years 10 months ago
Inductive Noise Reduction at the Architectural Level
A methodology for reducing ground bounce in typical microprocessors and image processing architectures has been described. As we approach Gigascale Integration, chip power consump...
Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Viv...
189
Voted
BPM
2000
Springer
191views Business» more  BPM 2000»
15 years 10 months ago
ARIS Architecture and Reference Models for Business Process Management
In this article a general business process architecture is presented, which is based on the Architecture of Integrated Information Systems (ARIS) and which is composed of the four ...
August-Wilhelm Scheer, Markus Nüttgens
DFT
1999
IEEE
125views VLSI» more  DFT 1999»
15 years 10 months ago
Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures
The inherent redundancy and in-the-field reconfiguration capabilities of field programmable gate arrays (FPGAs) provide alternatives to integrated circuit redundancy-based fault r...
John Lach, William H. Mangione-Smith, Miodrag Potk...
AINA
2005
IEEE
15 years 8 months ago
Traffic Aggregation Based SIP over MPLS Network Architecture
—In this paper, a traffic aggregation based SIP over MPLS network architecture is proposed to integrate SIP protocol with traffic engineering (TE) enabled MPLS network seamlessly...
Bo Rong, Jacques Lebeau, Maria Bennani, Michel Kad...
RECOSOC
2007
160views Hardware» more  RECOSOC 2007»
15 years 7 months ago
Stack processor architecture and development methods suitable for dependable applications
Nowadays, reconfigurable and multiprocessor systems are becoming increasingly attractive for many applications. Such systems should be more and more dependable especially if error...
Mehdi Jallouli, Camille Diou, Fabrice Monteiro