1624 search results - page 16 / 325 » Integrating Fault-Tolerant Techniques into the Design of Cri... |
CGO
2005
IEEE
15 years 3 months ago
2005
IEEE
To improve performance and reduce power, processor designers employ advances that shrink feature sizes, lower voltage levels, reduce noise margins, and increase clock rates. Howev...
ICDCSW
2008
IEEE
15 years 4 months ago
2008
IEEE
Automated addition of fault-tolerance to existing programs is highly desirable, as it allows the designer to focus on the system behavior in the absence of faults and leave the fa...
IPPS
2000
IEEE
15 years 2 months ago
2000
IEEE
The Simultaneous Optical Multiprocessor Exchange Bus (SOME-Bus) is a low-latency, high-bandwidth interconnection network which directly links arbitrary pairs of processor nodes wit...
108
click to vote
TPDS
2008
14 years 9 months ago
2008
It is widely accepted that transient failures will appear more frequently in chips designed in the near future due to several factors such as the increased integration scale. On th...
FPL
2009
Springer
15 years 2 months ago
2009
Springer
Commercial SRAM-based FPGAs have the potential to provide aerospace applications with the necessary performance to meet next-generation mission requirements. However, the suscepti...