1624 search results - page 272 / 325 » Integrating Fault-Tolerant Techniques into the Design of Cri... |
103
Voted
SCP
2010
14 years 8 months ago
2010
The SPIN model checker and its specification language Promela have been used extensively in industry and academia to check logical properties of distributed algorithms and protoc...
72
Voted
FPL
2005
Springer
15 years 3 months ago
2005
Springer
This paper describes a method based on polynomial approximation for transferring ROM resources used in FPGA designs to multiplication and addition operations. The technique can be...
61
Voted
DATE
2007
IEEE
15 years 4 months ago
2007
IEEE
Formal verification is an important issue in circuit and system design. In this context, Bounded Model Checking (BMC) is one of the most successful techniques. But even if all sp...
66
Voted
DAC
2005
ACM
15 years 11 months ago
2005
ACM
Existing Full-wave Model Order Reduction (FMOR) approaches are based on Expanded Taylor Series Approximations (ETAS) of the oscillatory full-wave system matrix. The accuracy of su...
DAC
2006
ACM
15 years 11 months ago
2006
ACM
Modern high performance processors employ advanced techniques for thermal management, which rely on accurate readings of on-die thermal sensors. As the importance of thermal effec...