811 search results - page 91 / 163 » Integrating Formal Description Techniques |
117
click to vote
IFM
2007
Springer
15 years 6 months ago
2007
Springer
Development of computerized embedded control systems is difficult because it brings together systems theory, electrical engineering and computer science. The engineering and analys...
ISVLSI
2007
IEEE
15 years 6 months ago
2007
IEEE
Formal verification has become an important step in circuit and system design. A prominent technique is Bounded Model Checking (BMC) which is widely used in industry. In BMC it i...
ISCAS
2006
IEEE
15 years 5 months ago
2006
IEEE
—This paper presents an analog neuromimetic integrated circuit and an associated system dedicated for experiments of parameters extraction in biological neuron models. The IC bas...
ICCD
2004
IEEE
15 years 8 months ago
2004
IEEE
This paper proposes a new formalism for layout-driven optimization of datapaths. It is based on preserving an arithmetic bit level representation of the arithmetic circuit portion...
SEMWEB
2009
Springer
15 years 6 months ago
2009
Springer
To investigate the problem of entity recognition, we deal with the creation of the so-called Entity Name System (ENS) which is an open, public back-bone infrastructure for the (Sem...