Sciweavers

43 search results - page 9 / 9
» Integrating Memory Compression and Decompression with Cohere...
Sort
View
CODES
2009
IEEE
14 years 1 months ago
An on-chip interconnect and protocol stack for multiple communication paradigms and programming models
A growing number of applications, with diverse requirements, are integrated on the same System on Chip (SoC) in the form of hardware and software Intellectual Property (IP). The d...
Andreas Hansson, Kees Goossens
WSC
1997
13 years 7 months ago
Simulation of Modern Parallel Systems: A CSIM-based Approach
Components of modern parallel systems are becoming quite complex with many features and variations. An integrated modeling of these components (interconnection network, messaging ...
Dhabaleswar K. Panda, Debashis Basak, Donglai Dai,...
HPCA
2011
IEEE
12 years 9 months ago
MOPED: Orchestrating interprocess message data on CMPs
Future CMPs will combine many simple cores with deep cache hierarchies. With more cores, cache resources per core are fewer, and must be shared carefully to avoid poor utilization...
Junli Gu, Steven S. Lumetta, Rakesh Kumar, Yihe Su...