Sciweavers

3516 search results - page 563 / 704
» Integrating Security Modeling into Embedded System Design
Sort
View
HYBRID
2010
Springer
15 years 6 months ago
Receding horizon control for temporal logic specifications
In this paper, we describe a receding horizon scheme that satisfies a class of linear temporal logic specifications sufficient to describe a wide range of properties including saf...
Tichakorn Wongpiromsarn, Ufuk Topcu, Richard M. Mu...
ICFEM
2009
Springer
15 years 1 months ago
Graded-CTL: Satisfiability and Symbolic Model Checking
In this paper we continue the study of a strict extension of the Computation Tree Logic, called graded-CTL, recently introduced by the same authors. This new logic augments the sta...
Alessandro Ferrante, Margherita Napoli, Mimmo Pare...
ICCD
2008
IEEE
202views Hardware» more  ICCD 2008»
16 years 29 days ago
CrashTest: A fast high-fidelity FPGA-based resiliency analysis framework
— Extreme scaling practices in silicon technology are quickly leading to integrated circuit components with limited reliability, where phenomena such as early-transistor failures...
Andrea Pellegrini, Kypros Constantinides, Dan Zhan...
NDSS
2005
IEEE
15 years 9 months ago
Privacy-Preserving Friends Troubleshooting Network
— Content sharing is a popular use of peer-to-peer systems because of their inherent scalability and low cost of maintenance. In this paper, we leverage this nature of peer-topee...
Qiang Huang, Helen J. Wang, Nikita Borisov
ICCD
2008
IEEE
111views Hardware» more  ICCD 2008»
16 years 29 days ago
Power switch characterization for fine-grained dynamic voltage scaling
—Dynamic voltage scaling (DVS) provides power savings for systems with varying performance requirements. One low overhead implementation of DVS uses PMOS power switches to connec...
Liang Di, Mateja Putic, John Lach, Benton H. Calho...