Sciweavers

2516 search results - page 411 / 504
» Integrity Constraints for XML
Sort
View
VTC
2008
IEEE
173views Communications» more  VTC 2008»
15 years 4 months ago
A Cross-Layer Framework of QoS Routing and Distributed Scheduling for Mesh Networks
Abstract—Cross-layer routing and scheduling algorithms design for wireless backhaul mesh network has attracted much research interest recently. The network is expected to support...
Chi Harold Liu, Athanasios Gkelias, Kin K. Leung
BROADNETS
2007
IEEE
15 years 4 months ago
Design and control of optical grid networks
—Grid computing aims to realize a high-performance computing environment, while increasing the usage efficiency of installed resources. This puts considerable constraints on the...
Marc De Leenheer, Chris Develder, Tim Stevens, Bar...
DATE
2007
IEEE
114views Hardware» more  DATE 2007»
15 years 4 months ago
Two-level microprocessor-accelerator partitioning
The integration of microprocessors and field-programmable gate array (FPGA) fabric on a single chip increases both the utility and necessity of tools that automatically move softw...
Scott Sirowy, Yonghui Wu, Stefano Lonardi, Frank V...
DDECS
2007
IEEE
105views Hardware» more  DDECS 2007»
15 years 4 months ago
A Heuristic for Concurrent SOC Test Scheduling with Compression and Sharing
1-The increasing cost for System-on-Chip (SOC) testing is mainly due to the huge test data volumes that lead to long test application time and require large automatic test equipmen...
Anders Larsson, Erik Larsson, Petru Eles, Zebo Pen...
DFT
2007
IEEE
103views VLSI» more  DFT 2007»
15 years 4 months ago
Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code
The network-on-chip (NoC) paradigm is seen as a way of facilitating the integration of a large number of computational and storage blocks on a chip to meet several performance and...
Avijit Dutta, Nur A. Touba