816 search results - page 30 / 164 » Interconnect design methods for memory design |
110
click to vote
GECCO
2008
Springer
15 years 3 months ago
2008
Springer
Scheduling collective communications (CC) in networks based on optimal graphs and digraphs has been done with the use of the evolutionary techniques. Inter-node communication patt...
119
click to vote
VLSID
2002
IEEE
16 years 2 months ago
2002
IEEE
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
132
click to vote
JSA
2007
15 years 1 months ago
2007
Multiprocessor system-on-chip (MP-SoC) platforms represent an emerging trend for embedded multimedia applications. To enable MP-SoC platforms, scalable communication-centric inter...
303
click to vote
EGPGV
2011
Springer
14 years 5 months ago
2011
Springer
We present a state of the art read-only distributed shared memory (DSM) ray tracer capable of fully utilizing modern cluster hardware to render massive out-of-core polygonal model...
139
click to vote
FPL
2009
Springer
15 years 5 months ago
2009
Springer
High-Level Synthesis (HLS) is the field of transforming a high-level programming language, such as C, into a register transfer level(RTL) description of the design. In HLS, Binary...