731 search results - page 68 / 147 » Interconnect modeling for improved system-level design optim... |
92
Voted
EICS
2010
ACM
14 years 10 months ago
2010
ACM
We propose an automated routine for hierarchical menu structure optimization. A computer advice-giving system founded on the mathematical model of menu navigation directs the desi...
ISCAS
1999
IEEE
15 years 4 months ago
1999
IEEE
- Micromachined power sensors with operation up to 50 GHz were recently achieved in CMOS technology [1]. To improve their sensitivity and signal-to-noise ratio, while maintaining m...
106
Voted
FPGA
2003
ACM
15 years 5 months ago
2003
ACM
This paper presents a flexible FPGA architecture evaluation framework, named fpgaEVA-LP, for power efficiency analysis of LUT-based FPGA architectures. Our work has several contri...
102
click to vote
ICCAD
2005
IEEE
15 years 9 months ago
2005
IEEE
— Variability in the chip design process has been relatively increasing with technology scaling to smaller dimensions. Using worst case analysis for circuit optimization severely...
109
Voted
VLSID
2002
IEEE
16 years 29 days ago
2002
IEEE
Among the many techniques for system-level power management, it is not currently possible to guarantee timing constraints and have a comprehensive system model at the same time. S...