Sciweavers

555 search results - page 101 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
87
Voted
ISLPED
2006
ACM
105views Hardware» more  ISLPED 2006»
15 years 3 months ago
Reducing power through compiler-directed barrier synchronization elimination
Interprocessor synchronization, while extremely important for ensuring execution correctness, can be very costly in terms of both power and performance overheads. Unfortunately, m...
Mahmut T. Kandemir, Seung Woo Son
DMG
2005
Springer
15 years 3 months ago
An Adaptive Distributed Query Processing Grid Service
Grid services provide an important abstract layer on top of heterogeneous components (hardware and software) that take part into a grid environment. We are developing a data grid s...
Fabio Porto, Vinícius F. V. da Silva, M&aac...
FPL
2005
Springer
119views Hardware» more  FPL 2005»
15 years 3 months ago
Real-Time Feature Extraction for High Speed Networks
With the onset of Gigabit networks, current generation networking components will soon be insufficient for numerous reasons: most notably because existing methods cannot support h...
David Nguyen, Gokhan Memik, Seda Ogrenci Memik, Al...
FPGA
2004
ACM
158views FPGA» more  FPGA 2004»
15 years 2 months ago
A novel coarse-grain reconfigurable data-path for accelerating DSP kernels
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
Michalis D. Galanis, George Theodoridis, Spyros Tr...
GECCO
2003
Springer
128views Optimization» more  GECCO 2003»
15 years 2 months ago
Learning Biped Locomotion from First Principles on a Simulated Humanoid Robot Using Linear Genetic Programming
We describe the first instance of an approach for control programming of humanoid robots, based on evolution as the main adaptation mechanism. In an attempt to overcome some of th...
Krister Wolff, Peter Nordin