555 search results - page 11 / 111 » Iris Recognition Algorithm Optimized for Hardware Implementa... |
132
click to vote
FPGA
2008
ACM
14 years 11 months ago
2008
ACM
Stochastic simulations and other scientific applications that depend on random numbers are increasingly implemented in a parallelized manner in programmable logic. High-quality ps...
131
click to vote
ARC
2012
Springer
13 years 5 months ago
2012
Springer
Iterative numerical algorithms with high memory bandwidth requirements but medium-size data sets (matrix size ∼ a few 100s) are highly appropriate for FPGA acceleration. This pap...
97
Voted
AHS
2006
IEEE
15 years 3 months ago
2006
IEEE
To increase the flexibility of single-chip evolvable hardware systems, we explore possibilities of systems with the evolutionary algorithm implemented in software on an onchip pr...
CASES
2009
ACM
15 years 4 months ago
2009
ACM
Efficient hardware architectures for the Luffa hash algorithm are proposed in this work. We explore different tradeoffs and propose several architectures, targeting both compac...
76
Voted
ICRA
2010
IEEE
14 years 8 months ago
2010
IEEE
— An online intention recognition algorithm for computer-assisted teleoperation is introduced. The algorithm is able to distinguish between phases of a typical object manipulatio...