Sciweavers

555 search results - page 15 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
81
Voted
ARC
2008
Springer
141views Hardware» more  ARC 2008»
14 years 11 months ago
A Parallel Hardware Architecture for Image Feature Detection
Abstract. This paper presents a real time parallel hardware architecture for image feature detection based on the SIFT (Scale Invariant Feature Transform) algorithm. This architect...
Vanderlei Bonato, Eduardo Marques, George A. Const...
VIS
2004
IEEE
174views Visualization» more  VIS 2004»
15 years 10 months ago
A Graphics Hardware-Based Vortex Detection and Visualization System
Feature detection in flow fields is a well researched area, but practical application is often difficult due to the numerical complexity of the algorithms preventing interactive u...
Simon Stegmaier, Thomas Ertl
ERSA
2008
103views Hardware» more  ERSA 2008»
14 years 11 months ago
A Hardware Accelerator for k-th Nearest Neighbor Thinning
This paper presents an accelerator for k-th nearest neighbor thinning, a run time intensive algorithmic kernel used in recent multi-objective optimizers. We discuss the thinning al...
Tobias Schumacher, Robert Meiche, Paul Kaufmann, E...
ASPDAC
2006
ACM
178views Hardware» more  ASPDAC 2006»
15 years 3 months ago
Hardware architecture design of an H.264/AVC video codec
Abstract—H.264/AVC is the latest video coding standard. It significantly outperforms the previous video coding standards, but the extraordinary huge computation complexity and m...
Tung-Chien Chen, Chung-Jr Lian, Liang-Gee Chen
IFIP
1992
Springer
15 years 1 months ago
Implementations of IF-statements in the TODOS microarchitecture synthesis system
In microarchitecure synthesis, early algorithms considered only a single implementation technique for IF -statements. Focus was on scheduling and on maximum hardware sharing. In t...
Peter Marwedel