Sciweavers

555 search results - page 20 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
CVPR
2009
IEEE
1468views Computer Vision» more  CVPR 2009»
16 years 7 months ago
Hardware-Efficient Belief Propagation
Belief propagation (BP) is an effective algorithm for solving energy minimization problems in computer vision. However, it requires enormous memory, bandwidth, and computation beca...
Chao-Chung Cheng, Chia-Kai Liang, Homer H. Chen, L...
ASPDAC
2001
ACM
100views Hardware» more  ASPDAC 2001»
15 years 3 months ago
Low power implementation of a turbo-decoder on programmable architectures
Low Power is an extremely important issue for future mobile radio systems. Channel decoders are essential building blocks of base-band signal processing units in mobile terminal ar...
Frank Gilbert, Alexander Worm, Norbert Wehn
ISCAS
2007
IEEE
161views Hardware» more  ISCAS 2007»
15 years 6 months ago
Hardware Architecture of a Parallel Pattern Matching Engine
Abstract— Several network security and QoS applications require detecting multiple string matches in the packet payload by comparing it against predefined pattern set. This proc...
Meeta Yadav, Ashwini Venkatachaliah, Paul D. Franz...
MVA
2007
174views Computer Vision» more  MVA 2007»
15 years 1 months ago
A Real-Time Hand Gesture Interface Implemented on a Multi-Core Processor
This paper describes a real-time hand gesture recognition system and its application to VCR remote control. Cascaded classifiers are used to detect a number of different hand pose...
Tsukasa Ike, Nobuhisa Kishikawa, Björn Stenge...
ICRA
2010
IEEE
185views Robotics» more  ICRA 2010»
14 years 10 months ago
MOPED: A scalable and low latency object recognition and pose estimation system
— The latency of a perception system is crucial for a robot performing interactive tasks in dynamic human environments. We present MOPED, a fast and scalable perception system fo...
Manuel Martinez, Alvaro Collet, Siddhartha S. Srin...