Sciweavers

555 search results - page 26 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
ASPDAC
2012
ACM
253views Hardware» more  ASPDAC 2012»
13 years 7 months ago
An integrated and automated memory optimization flow for FPGA behavioral synthesis
Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong
TC
2010
14 years 6 months ago
Speculatively Redundant Continued Logarithm Representation
Continued logarithms, as originally introduced by Gosper, represent a means for exact rational arithmetic, but their application to exact real arithmetic is limited by the uniquene...
Tomas Brabec
ASAP
2008
IEEE
117views Hardware» more  ASAP 2008»
15 years 1 months ago
Reconfigurable acceleration of microphone array algorithms for speech enhancement
Microphone arrays play an important role in noise reduction and speech enhancement. Their algorithms are based on beamforming, which reduces the level of localized and ambient noi...
Ka Fai Cedric Yiu, Chun Hok Ho, Nedelko Grbic, Yao...
ICPR
2002
IEEE
16 years 25 days ago
A New Shape Transformation Approach to Handwritten Character Recognition
A new simple algorithm, based on dynamic programming is presented, for handwritten character recognition, with improved accuracy. The proposed Shape Transform (ST) approach is bas...
Nikos Liolios, Ergina Kavallieratou, Nikos Fakotak...
FCCM
2009
IEEE
316views VLSI» more  FCCM 2009»
15 years 3 months ago
An FPGA Implementation for Solving Least Square Problem
This paper proposes a high performance least square solver on FPGAs using the Cholesky decomposition method. Our design can be realized by iteratively adopting a single triangular...
Depeng Yang, Gregory D. Peterson, Husheng Li, Junq...