555 search results - page 32 / 111 » Iris Recognition Algorithm Optimized for Hardware Implementa... |
119
click to vote
ISCAS
2006
IEEE
15 years 9 months ago
2006
IEEE
— this paper presents a novel image feature extraction and recognition method two dimensional linear discriminant analysis (2DLDA) in a much smaller subspace. Image representatio...
125
click to vote
SIGCOMM
2010
ACM
15 years 3 months ago
2010
ACM
Energy consumption is a major and costly problem in data centers. A large fraction of this energy goes to powering idle machines that are not doing any useful work. We identify tw...
144
click to vote
ASPDAC
2000
ACM
15 years 7 months ago
2000
ACM
Multilevel Fiduccia-Mattheyses MLFM hypergraph partitioning 3, 22, 24 is a fundamental optimization in VLSI CAD physical design. The leading implementation, hMetis 23 , has sinc...
134
click to vote
SIPS
2006
IEEE
15 years 9 months ago
2006
IEEE
Abstract— This paper presents a design environment for efficiently generating application-specific Intellectual Property (IP) cores for system level signal processing algorithm...
FCCM
1999
IEEE
15 years 7 months ago
1999
IEEE
This paper presents a method, called multiple constant multiplier trees MCMTs, for producing optimized recon gurable hardware implementations of vector products. An algorithm for ...