Sciweavers

555 search results - page 33 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
CIARP
2004
Springer
15 years 8 months ago
Parallel Algorithm for Extended Star Clustering
In this paper we present a new parallel clustering algorithm based on the extended star clustering method. This algorithm can be used for example to cluster massive data sets of do...
Reynaldo Gil-García, José Manuel Bad...
ICESS
2004
Springer
15 years 8 months ago
Electronic Reading Pen: A DSP Based Portable Device for Offline OCR and Bi-linguistic Translation
Abstract. In the paper, a portable off-line OCR and bi-linguistic translation system (Chinese to English, English to Chinese)—Electronic Reading Pen (ERPen) is designed and impl...
Qing Wang, Sicong Yue, Rongchun Zhao, David Dagan ...
FPGA
2010
ACM
243views FPGA» more  FPGA 2010»
15 years 12 months ago
Bit-level optimization for high-level synthesis and FPGA-based acceleration
d hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level progra...
Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan,...
DATE
2008
IEEE
134views Hardware» more  DATE 2008»
15 years 9 months ago
Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence
This paper presents a novel architecture for on-chip neural network training using particle swarm optimization (PSO). PSO is an evolutionary optimization algorithm with a growing ...
Amin Farmahini Farahani, Seid Mehdi Fakhraie, Saee...
ICCAD
1996
IEEE
119views Hardware» more  ICCAD 1996»
15 years 7 months ago
An algorithm for synthesis of system-level interface circuits
We describe an algorithm for the synthesis and optimization of interface circuits for embedded system components such as microprocessors, memory ASIC, and network subsystems with ...
Ki-Seok Chung, Rajesh K. Gupta, C. L. Liu