555 search results - page 52 / 111 » Iris Recognition Algorithm Optimized for Hardware Implementa... |
136
click to vote
FPL
2009
Springer
15 years 7 months ago
2009
Springer
Although there are many neural network FPGA architectures, there is no framework for designing large, high-performance neural networks suitable for the real world. In this paper, ...
112
click to vote
SIGMETRICS
2008
ACM
15 years 3 months ago
2008
ACM
Several peer-to-peer systems for live streaming have been recently deployed (e.g. CoolStreaming, PPLive, SopCast). These all rely on distributed, epidemic-style dissemination mech...
144
click to vote
ASPDAC
2007
ACM
15 years 7 months ago
2007
ACM
Clock skew scheduling is a technique that intentionally introduces skews to memory elements to improve the performance of a sequential circuit. It was shown in [21] that the full ...
126
click to vote
ICCAD
2006
IEEE
16 years 1 days ago
2006
IEEE
Energy-efficiency and power-awareness for electronic systems have been important design issues in hardware and software implementations. We consider the scheduling of periodic ha...
121
Voted
ICCS
2004
Springer
15 years 8 months ago
2004
Springer
: Synchronous finite state machines are very important for digital sequential designs. Among other important aspects, they represent a powerful way for synchronizing hardware comp...