555 search results - page 55 / 111 » Iris Recognition Algorithm Optimized for Hardware Implementa... |
127
Voted
SBACPAD
2007
IEEE
15 years 9 months ago
2007
IEEE
In this paper, an adaptive wormhole router for a flexible on-chip interconnection network is proposed and implemented for a Chip-Multi Processor (CMP). It adopts a wormhole switc...
131
click to vote
DATE
2003
IEEE
15 years 8 months ago
2003
IEEE
This paper presents a novel source code transformation for control flow optimizationcalled loop nest splitting which minimizes the number of executed if-statements in loop nests ...
102
click to vote
ASAP
2007
IEEE
15 years 5 months ago
2007
IEEE
This paper presents an optimized design approach of two’s complement large-size squarers using embedded multipliers in FPGAs. The realization is based on BaughWooley’s algorit...
114
click to vote
DATE
2006
IEEE
15 years 6 months ago
2006
IEEE
In this paper, we propose two FPGA-area allocation algorithms based on profiling results for reducing the impact on performance of dynamic reconfiguration overheads. The problem o...
125
click to vote
SCP
1998
15 years 2 months ago
1998
Consistency techniques are an e cient way of tackling constraint satisfaction problems (CSP). In particular, various arc-consistency algorithms have been designed such as the time...