Sciweavers

555 search results - page 69 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
CASES
2003
ACM
15 years 8 months ago
AES and the cryptonite crypto processor
CRYPTONITE is a programmable processor tailored to the needs of crypto algorithms. The design of CRYPTONITE was based on an in-depth application analysis in which standard crypto ...
Dino Oliva, Rainer Buchty, Nevin Heintze
IROS
2006
IEEE
180views Robotics» more  IROS 2006»
15 years 9 months ago
Real-Time Robot Audition System That Recognizes Simultaneous Speech in The Real World
— This paper presents a robot audition system that recognizes simultaneous speech in the real world by using robotembedded microphones. We have previously reported Missing Featur...
Shun'ichi Yamamoto, Kazuhiro Nakadai, Mikio Nakano...
GLVLSI
2011
IEEE
351views VLSI» more  GLVLSI 2011»
14 years 6 months ago
Design of low-power multiple constant multiplications using low-complexity minimum depth operations
Existing optimization algorithms for the multiplierless realization of multiple constant multiplications (MCM) typically target the minimization of the number of addition and subt...
Levent Aksoy, Eduardo Costa, Paulo F. Flores, Jos&...
DATE
2007
IEEE
127views Hardware» more  DATE 2007»
15 years 9 months ago
A calculator for Pareto points
This paper presents the Pareto Calculator, a tool for compositional computation of Pareto points, based on the algebra of Pareto points. The tool is a useful instrument for multidi...
Marc Geilen, Twan Basten
FCCM
2007
IEEE
117views VLSI» more  FCCM 2007»
15 years 9 months ago
FPGA Acceleration of Gene Rearrangement Analysis
In this paper we present our work toward FPGA acceleration of phylogenetic reconstruction, a type of analysis that is commonly performed in the fields of systematic biology and co...
Jason D. Bakos