Sciweavers

555 search results - page 70 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
ECBS
2003
IEEE
145views Hardware» more  ECBS 2003»
15 years 10 months ago
Model Checking and Evidence Exploration
We present an algebraic framework for evidence exploration: the process of interpreting, manipulating, and navigating the proof structure or evidence produced by a model checker w...
Yifei Dong, C. R. Ramakrishnan, Scott A. Smolka
DATE
2002
IEEE
118views Hardware» more  DATE 2002»
15 years 10 months ago
A Complete Data Scheduler for Multi-Context Reconfigurable Architectures
: A new technique is presented in this paper to improve the efficiency of data scheduling for multi-context reconfigurable architectures targeting multimedia and DSP applications. ...
Marcos Sanchez-Elez, Milagros Fernández, Ra...
ICCAD
1997
IEEE
101views Hardware» more  ICCAD 1997»
15 years 9 months ago
NRG: global and detailed placement
We present a new approach to the placement problem. The proposed approach consists of analyzing the input circuit and deciding on a two-dimensional global grid for that particular...
Majid Sarrafzadeh, Maogang Wang
FPL
2000
Springer
77views Hardware» more  FPL 2000»
15 years 9 months ago
Multiple-Wordlength Resource Binding
This paper describes a novel resource binding technique for use in multiple-wordlength systems implemented in FPGAs. It is demonstrated that the multiple-wordlength binding problem...
George A. Constantinides, Peter Y. K. Cheung, Wayn...
DSD
2009
IEEE
124views Hardware» more  DSD 2009»
16 years 5 days ago
Network-on-Chip Architecture Exploration Framework
— In this paper, we present a novel framework for the automated generation of Network-on-Chips (NoC) architectures, that enables architecture exploration and optimization. The au...
Timo Schönwald, Jochen Zimmermann, Oliver Bri...