Sciweavers

555 search results - page 96 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
HICSS
2003
IEEE
156views Biometrics» more  HICSS 2003»
15 years 2 months ago
Developing Video Services for Mobile Users
Video information, image processing and computer vision techniques are developing rapidly nowadays because of the availability of acquisition, processing and editing tools, which ...
Mohamed Ahmed, Roger Impey, Ahmed Karmouch
67
Voted
DCC
2009
IEEE
15 years 10 months ago
Compressed Kernel Perceptrons
Kernel machines are a popular class of machine learning algorithms that achieve state of the art accuracies on many real-life classification problems. Kernel perceptrons are among...
Slobodan Vucetic, Vladimir Coric, Zhuang Wang
79
Voted
ISPD
2006
ACM
175views Hardware» more  ISPD 2006»
15 years 3 months ago
mPL6: enhanced multilevel mixed-size placement
The multilevel placement package mPL6 combines improved implementations of the global placer mPL5 (ISPD05) and the XDP legalizer and detailed placer (ASPDAC06). It consistently pr...
Tony F. Chan, Jason Cong, Joseph R. Shinnerl, Kent...
IWMM
2011
Springer
270views Hardware» more  IWMM 2011»
14 years 12 days ago
Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead
Multiprocessors based on processors with multiple cores usually include a non-uniform memory architecture (NUMA); even current 2-processor systems with 8 cores exhibit non-uniform...
Zoltan Majo, Thomas R. Gross
97
Voted
CODES
2007
IEEE
15 years 3 months ago
Reliable multiprocessor system-on-chip synthesis
This article presents a multiprocessor system-on-chip synthesis (MPSoC) algorithm that optimizes system mean time to failure. Given a set of directed acyclic periodic graphs of co...
Changyun Zhu, Zhenyu (Peter) Gu, Robert P. Dick, L...