Sciweavers

12 search results - page 1 / 3
» Issues in Embedded Single-Chip Multicore Architectures
Sort
View
JEC
2006
71views more  JEC 2006»
15 years 4 days ago
Issues in Embedded Single-Chip Multicore Architectures
Sandro Bartolini, Roberto Giorgi
141
Voted
ECRTS
2009
IEEE
14 years 10 months ago
On the Design and Implementation of a Cache-Aware Multicore Real-Time Scheduler
Multicore architectures, which have multiple processing units on a single chip, have been adopted by most chip manufacturers. Most such chips contain on-chip caches that are share...
John M. Calandrino, James H. Anderson
ECRTS
2008
IEEE
15 years 6 months ago
Cache-Aware Real-Time Scheduling on Multicore Platforms: Heuristics and a Case Study
Multicore architectures, which have multiple processing units on a single chip, have been adopted by most chip manufacturers. Most such chips contain on-chip caches that are share...
John M. Calandrino, James H. Anderson
RTAS
2006
IEEE
15 years 6 months ago
Real-Time Scheduling on Multicore Platforms
Multicore architectures, which have multiple processing units on a single chip, are widely viewed as a way to achieve higher processor performance, given that thermal and power pr...
James H. Anderson, John M. Calandrino, UmaMaheswar...
94
Voted
SAMOS
2010
Springer
14 years 10 months ago
Programming multi-core architectures using Data-Flow techniques
Abstract—In this paper we present a Multithreaded programming methodology for multi-core systems that utilizes DataFlow concurrency. The programmer augments the program with macr...
Samer Arandi, Paraskevas Evripidou