7065 search results - page 1238 / 1413 » Iterative Scheduling Algorithms |
147
click to vote
ISQED
2000
IEEE
2000
IEEE
A Layout Approach for Electrical and Physical Design Integration of High-Performance Analog Circuits
15 years 9 months ago
This paper presents a layout generation tool that aims to reduce the gap between electrical sizing and physical realization of high performance analog circuits. The procedural lay...
154
Voted
ITCC
2000
IEEE
15 years 9 months ago
2000
IEEE
In multiuser communication, the receiver’s performance is degraded by multiuser interference (MUI) as well as multipath distortions. This paper aims at elimination of these side...
190
click to vote
PLDI
2000
ACM
15 years 9 months ago
2000
ACM
Increasing focus on multimedia applications has prompted the addition of multimedia extensions to most existing general purpose microprocessors. This added functionality comes pri...
140
click to vote
AUSAI
1999
Springer
15 years 9 months ago
1999
Springer
Model trees—decision trees with linear models at the leaf nodes—have recently emerged as an accurate method for numeric prediction that produces understandable models. However,...
130
click to vote
DATE
1998
IEEE
15 years 9 months ago
1998
IEEE
Most memory test algorithms are optimized tests for a particular memory technology and a particular set of fault models, under the assumption that the memory is bit-oriented; i.e....