Sciweavers

45 search results - page 5 / 9
» KCube: A novel architecture for interconnection networks
Sort
View
70
Voted
MICRO
2008
IEEE
116views Hardware» more  MICRO 2008»
15 years 4 months ago
Power reduction of CMP communication networks via RF-interconnects
As chip multiprocessors scale to a greater number of processing cores, on-chip interconnection networks will experience dramatic increases in both bandwidth demand and power dissi...
M.-C. Frank Chang, Jason Cong, Adam Kaplan, Chunyu...
ERSA
2009
146views Hardware» more  ERSA 2009»
14 years 7 months ago
Programming Model and Low-level Language for a Coarse-Grained Reconfigurable Multimedia Processor
We present the architecture and programming model for MORA, a coarse-grained reconfigurable processor aimed at multimedia applications. The MORA architecure is a MIMD machine consi...
Wim Vanderbauwhede, Martin Margala, Sai Rahul Chal...
FPL
2008
Springer
125views Hardware» more  FPL 2008»
14 years 11 months ago
Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks
FPGA devices have witnessed popularity in their use for the rapid prototyping of biological Spiking Neural Network (SNNs) applications, as they offer the key requirement of reconf...
Jim Harkin, Fearghal Morgan, Steve Hall, Piotr Dud...
ISNN
2007
Springer
15 years 3 months ago
A Hierarchical Self-organizing Associative Memory for Machine Learning
This paper proposes novel hierarchical self-organizing associative memory architecture for machine learning. This memory architecture is characterized with sparse and local interco...
Janusz A. Starzyk, Haibo He, Yue Li
FPGA
1997
ACM
124views FPGA» more  FPGA 1997»
15 years 1 months ago
YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing
This paper presents a novel system architecture applicable to high-performance and flexible transport data processing which includes complex protocol operation and a network contr...
Akihiro Tsutsui, Toshiaki Miyazaki