Sciweavers

2 search results - page 1 / 1
» LRU-SEQ: A Novel Replacement Policy for Transition Energy Re...
Sort
View
ICCAD
2003
IEEE
131views Hardware» more  ICCAD 2003»
15 years 6 months ago
LRU-SEQ: A Novel Replacement Policy for Transition Energy Reduction in Instruction Caches
Leakage energy will be the major energy consumer in future deep sub-micron designs. Especially the memory sub-system of future SOCs will be negatively affected by this trend. In o...
Praveen Kalla, Xiaobo Sharon Hu, Jörg Henkel
ISCA
2006
IEEE
169views Hardware» more  ISCA 2006»
15 years 3 months ago
Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches
Level one cache normally resides on a processor’s critical path, which determines the clock frequency. Directmapped caches exhibit fast access time but poor hit rates compared w...
Chuanjun Zhang