636 search results - page 58 / 128 » Latency Performance of SOAP Implementations |
IPPS
2006
IEEE
15 years 5 months ago
2006
IEEE
CC-NUMA is a widely adopted and deployed architecture of high performance computers. These machines are attractive for their transparent access to local and remote memory. However...
MICRO
1997
IEEE
15 years 3 months ago
1997
IEEE
Profile data is valuable for identifying performance bottlenecks and guiding optimizations. Periodic sampling of a processor's performance monitoring hardware is an effective...
CASES
2001
ACM
15 years 3 months ago
2001
ACM
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
GLVLSI
2003
IEEE
15 years 5 months ago
2003
IEEE
In this paper, we present a novel hybrid multiplier architecture that has the regularity of linear array multipliers and the performance of tree multipliers and is highly scalable...
114
click to vote
JAVA
2000
Springer
15 years 3 months ago
2000
Springer
We describe a new approach to object replication in Java, aimed at improving the performance of parallel programs. Our programming model allows the programmer to define groups of ...