Sciweavers

636 search results - page 59 / 128
» Latency Performance of SOAP Implementations
Sort
View
AFRICACRYPT
2009
Springer
14 years 9 months ago
Efficient Acceleration of Asymmetric Cryptography on Graphics Hardware
Graphics processing units (GPU) are increasingly being used for general purpose computing. We present implementations of large integer modular exponentiation, the core of public-ke...
Owen Harrison, John Waldron
ISCA
1999
IEEE
104views Hardware» more  ISCA 1999»
15 years 4 months ago
Is SC + ILP=RC?
Sequential consistency (SC) is the simplest programming interface for shared-memory systems but imposes program order among all memory operations, possibly precluding high perform...
Chris Gniady, Babak Falsafi, T. N. Vijaykumar
ICCD
2005
IEEE
114views Hardware» more  ICCD 2005»
15 years 8 months ago
Memory Bank Predictors
Cache memories are commonly implemented through multiple memory banks to improve bandwidth and latency. The early knowledge of the data cache bank that an instruction will access ...
Stefan Bieschewski, Joan-Manuel Parcerisa, Antonio...
MIR
2010
ACM
200views Multimedia» more  MIR 2010»
15 years 6 months ago
Controlling your TV with gestures
Vision-based user interfaces enable natural interaction modalities such as gestures. Such interfaces require computationally intensive video processing at low latency. We demonstr...
Ming-yu Chen, Lily B. Mummert, Padmanabhan Pillai,...
ISCA
2007
IEEE
114views Hardware» more  ISCA 2007»
15 years 6 months ago
Matrix scheduler reloaded
From multiprocessor scale-up to cache sizes to the number of reorder-buffer entries, microarchitects wish to reap the benefits of more computing resources while staying within po...
Peter G. Sassone, Jeff Rupley, Edward Brekelbaum, ...