636 search results - page 92 / 128 » Latency Performance of SOAP Implementations |
134
Voted
ISCA
2010
IEEE
15 years 8 months ago
2010
IEEE
In computer architecture, caches have primarily been viewed as a means to hide memory latency from the CPU. Cache policies have focused on anticipating the CPU’s data needs, and...
163
Voted
DEBS
2010
ACM
15 years 7 months ago
2010
ACM
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
146
Voted
CCS
2010
ACM
15 years 3 months ago
2010
ACM
Secure two-party computation allows two untrusting parties to jointly compute an arbitrary function on their respective private inputs while revealing no information beyond the ou...
123
Voted
WWW
2003
ACM
16 years 4 months ago
2003
ACM
Several recent studies have pointed out that file I/Os can be a major performance bottleneck for some large Web servers. Large I/O buffer caches often do not work effectively for ...
124
Voted
IROS
2009
IEEE
15 years 10 months ago
2009
IEEE
— In this paper the compliant low level control of a biologically inspired control architecture suited for bipedal dynamic walking robots is presented. It consists of elastic mec...