Sciweavers

1965 search results - page 249 / 393
» Layered Design Visualisation
Sort
View
DATE
2009
IEEE
183views Hardware» more  DATE 2009»
15 years 8 months ago
SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips
Three-dimensional integrated circuits are a promising approach to address the integration challenges faced by current Systems on Chips (SoCs). Designing an efficient Network on C...
Ciprian Seiculescu, Srinivasan Murali, Luca Benini...
SIGCOMM
2009
ACM
15 years 8 months ago
Resonance: dynamic access control for enterprise networks
Enterprise network security is typically reactive, and it relies heavily on host security and middleboxes. This approach creates complicated interactions between protocols and sys...
Ankur Kumar Nayak, Alex Reimers, Nick Feamster, Ru...
ICCAD
2008
IEEE
130views Hardware» more  ICCAD 2008»
15 years 8 months ago
Area-I/O flip-chip routing for chip-package co-design
— The area-I/O flip-chip package provides a high chip-density solution to the demand of more I/O’s in VLSI designs; it can achieve smaller package size, shorter wirelength, an...
Jia-Wei Fang, Yao-Wen Chang
VTC
2007
IEEE
161views Communications» more  VTC 2007»
15 years 8 months ago
Early Results on Hydra: A Flexible MAC/PHY Multihop Testbed
— Hydra is a flexible wireless network testbed being developed at UT Austin. Our focus is networks that support multiple wireless hops and where the network, especially the MAC,...
Ketan Mandke, Soon-Hyeok Choi, Gibeom Kim, Robert ...
ECBS
2005
IEEE
179views Hardware» more  ECBS 2005»
15 years 7 months ago
Prototype of Fault Adaptive Embedded Software for Large-Scale Real-Time Systems
This paper describes a comprehensive prototype of large-scale fault adaptive embedded software developed for the proposed Fermilab BTeV high energy physics experiment. Lightweight...
Derek Messie, Mina Jung, Jae C. Oh, Shweta Shetty,...