1965 search results - page 288 / 393 » Layered Design Visualisation |
112
click to vote
DAC
2009
ACM
16 years 2 months ago
2009
ACM
In double patterning lithography (DPL), coloring conflict and stitch minimization are the two main challenges. Post layout decomposition algorithm [1] [2]may not be enough to achi...
127
click to vote
ICCAD
2004
IEEE
15 years 10 months ago
2004
IEEE
— Cycle-accurate functional descriptions (CAFDs) are being widely adopted in integrated circuit (IC) design flows. Power estimation can potentially benefit from the inherent in...
116
click to vote
SENSYS
2009
ACM
15 years 8 months ago
2009
ACM
Wireless sensor networks have been proposed for many location-dependent applications. In such applications, the requirement of low system cost prohibits many range-based methods f...
119
click to vote
ISCA
2009
IEEE
15 years 8 months ago
2009
IEEE
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
113
click to vote
ASPDAC
2009
ACM
15 years 8 months ago
2009
ACM
Abstract— This paper presents synthesis of Hardware Dependent Software (HdS) for multicore and many-core designs using Embedded System Environment (ESE). ESE is a tool set, devel...