Sciweavers

1965 search results - page 39 / 393
» Layered Design Visualisation
Sort
View
ISQED
2005
IEEE
81views Hardware» more  ISQED 2005»
15 years 7 months ago
Exact Algorithms for Coupling Capacitance Minimization by Adding One Metal Layer
Due to the rapid development of manufacturing process technology and tight marketing schedule, the chip design and manufacturing always work toward an integrated solution to achie...
Hua Xiang, Kai-Yuan Chao, Martin D. F. Wong
DAC
2010
ACM
15 years 5 months ago
Cost-driven 3D integration with interconnect layers
The ever increasing die area of Chip Multiprocessors (CMPs) affects manufacturing yield, resulting in higher manufacture cost. Meanwhile, network-on-chip (NoC) has emerged as a p...
Xiaoxia Wu, Guangyu Sun, Xiangyu Dong, Reetuparna ...
AFRIGRAPH
2004
ACM
15 years 7 months ago
Designing a VR interaction authoring tool using constructivist practices
This paper describes the process of designing an authoring tool for virtual environments, using constructivist principles. The focus of the tool is on helping novice designers wit...
Cara Winterbottom, Edwin H. Blake
ASWEC
2007
IEEE
15 years 8 months ago
Supporting OO Design Heuristics
Heuristics have long been recognised as a way to tackle problems which are intractable because of their size or complexity. They have been used in software engineering for purpose...
Neville Churcher, Sarah Frater, Cong Phuoc Huynh, ...
ICSM
2007
IEEE
15 years 8 months ago
Design recovery and maintenance of build systems
The build system forms an indispensable part of any software project. It needs to evolve in parallel with the source code in order to build, test and install the software. Unfortu...
Bram Adams, Herman Tromp, Kris De Schutter, Wolfga...