248 search results - page 13 / 50 » Layered Switching for Networks on Chip |
100
click to vote
ISLPED
2005
ACM
15 years 5 months ago
2005
ACM
As the number of cores on a chip increases, power consumed by the communication structures takes significant portion of the overall power-budget. The individual components of the...
111
click to vote
ANCS
2006
ACM
15 years 5 months ago
2006
ACM
The increase of the web traffic has created the need for web switches that are able to balance the traffic to the server farms based on their contents (e.g. layer 7 switching). In...
103
click to vote
ETS
2007
IEEE
15 years 6 months ago
2007
IEEE
The paper proposes a new concept of diagnosing faulty links in Network-on-a-Chip (NoC) designs. The method is based on functional fault models and it implements packet address dri...
FPL
2003
Springer
15 years 5 months ago
2003
Springer
This article describes the architecture and implementation of two systems on a programmable chip, which support high accuracy clock synchronization over Ethernet networks. The netw...
NOMS
2002
IEEE
2002
IEEE
Design of a network level management information model for automatically switched transport networks
15 years 4 months ago
The concept of Automatically Switched Transport Networks (ASTN) combines elements of distributed connection management from the IP world with classical transport network functiona...