248 search results - page 21 / 50 » Layered Switching for Networks on Chip |
IEEEIAS
2008
IEEE
15 years 6 months ago
2008
IEEE
Layer 2 traceback is an important component of end-toend packet traceback. Whilst IP traceback identifies the origin network, L2 traceback extends the process to provide a more ...
FPL
2008
Springer
15 years 1 months ago
2008
Springer
While there have been many reported implementations of Networks-on-Chip (NoCs) on FPGAs, they have not seen the same acceptance as NoCs on ASICs. One reason is that communication ...
DATE
2003
IEEE
15 years 5 months ago
2003
IEEE
On-chip communication design includes designing software (SW) parts (operating system, device drivers, interrupt service routines, etc.) as well as hardware (HW) parts (on-chip co...
108
click to vote
CCR
2006
14 years 11 months ago
2006
We describe a system in which layer 2 switching is placed directly under the control of layer 3 routing protocols on a hop-by-hop basis. Specifically, ATM switching is controlled ...
135
click to vote
RTAS
1997
IEEE
15 years 4 months ago
1997
IEEE
ÐWith effective packet-scheduling mechanisms, modern integrated networks can support the diverse quality-of-service requirements of emerging applications. However, arbitrating bet...