Sciweavers

248 search results - page 25 / 50
» Layered Switching for Networks on Chip
Sort
View
MSS
2007
IEEE
153views Hardware» more  MSS 2007»
15 years 6 months ago
Hybrid Host/Network Topologies for Massive Storage Clusters
The high demand for large scale storage capacity calls for the availability of massive storage solutions with high performance interconnects. Although cluster file systems are rap...
Asha Andrade, Ungzu Mun, Dong Hwan Chung, Alexande...
FPGA
2003
ACM
137views FPGA» more  FPGA 2003»
15 years 5 months ago
Design of FPGA interconnect for multilevel metalization
How does multilevel metalization impact the design of FPGA interconnect? The availability of a growing number of metal layers presents the opportunity to use wiring in the thirddi...
Raphael Rubin, André DeHon
INTERWORKING
2000
15 years 3 months ago
Modelling and Performance Evaluation of a National Scale Switchless Based Network
In a packet switching based scenario, optical technologies can not completely overcome the problem of insufficient network capacity, due to limitations produced by the presence of ...
Josep Solé-Pareta, Davide Careglio, Salvato...
ICAS
2005
IEEE
109views Robotics» more  ICAS 2005»
15 years 5 months ago
Proactive Route Maintenance and Overhead Reduction for Application Layer Multicast
— The purpose of this study is to maintain efficient backup routes for restoring overlay trees. In most conventional methods, after a node leaves the trees, its children start se...
Tetsuya Kusumoto, Yohei Kunichika, Jiro Katto, Sak...
GLVLSI
1998
IEEE
124views VLSI» more  GLVLSI 1998»
15 years 4 months ago
Non-Refreshing Analog Neural Storage Tailored for On-Chip Learning
In this research, we devised a new simple technique for statically holding analog weights, which does not require periodic refreshing. It further contains a mechanism to locally u...
Bassem A. Alhalabi, Qutaibah M. Malluhi, Rafic A. ...