Sciweavers

248 search results - page 41 / 50
» Layered Switching for Networks on Chip
Sort
View
TMC
2010
85views more  TMC 2010»
14 years 10 months ago
Juggler: Virtual Networks for Fun and Profit
—There are many situations in which an additional network interface—or two—can provide benefits to a mobile user. Additional interfaces can support parallelism in network flo...
Anthony J. Nicholson, Scott Wolchok, Brian D. Nobl...
HPCA
1996
IEEE
15 years 3 months ago
Fault-Tolerance with Multimodule Routers
The current multiprocessors such asCray T3D support interprocessor communication using partitioned dimension-order routers (PDRs). In a PDR implementation, the routing logic and sw...
Suresh Chalasani, Rajendra V. Boppana
GLVLSI
2009
IEEE
131views VLSI» more  GLVLSI 2009»
15 years 6 months ago
Octilinear redistributive routing in bump arrays
This paper proposes a scheme for automatic re-distribution layer (RDL) routing, which is used in chip-package connections. Traditional RDL routing designs are mostly performed man...
Renshen Wang, Chung-Kuan Cheng
SLIP
2004
ACM
15 years 5 months ago
Optical solutions for system-level interconnect
Throughput, power consumption, signal integrity, pin count and routing complexity are all increasingly important interconnect issues that the system designer must deal with. Recen...
Ian O'Connor
OSDI
2008
ACM
15 years 12 months ago
Taming Heterogeneous NIC Capabilities for I/O Virtualization
The recent emergence of network interface cards (NICs) with diverse hardware features for I/O virtualization poses an important challenge for virtual machine environments, particu...
Jose Renato Santos, Yoshio Turner, Jayaram Mudigon...