12673 search results - page 2360 / 2535 » Learning while designing |
121
Voted
ISCA
2009
IEEE
15 years 9 months ago
2009
IEEE
Data prefetching has long been an important technique to amortize the effects of the memory wall, and is likely to remain so in the current era of multi-core systems. Most prefetc...
142
click to vote
ISCA
2009
IEEE
15 years 9 months ago
2009
IEEE
The memory subsystem accounts for a significant cost and power budget of a computer system. Current DRAM-based main memory systems are starting to hit the power and cost limit. A...
124
Voted
ISCA
2009
IEEE
15 years 9 months ago
2009
IEEE
The incidence of hard errors in CPUs is a challenge for future multicore designs due to increasing total core area. Even if the location and nature of hard errors are known a prio...
113
Voted
MICRO
2009
IEEE
15 years 9 months ago
2009
IEEE
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
148
Voted
MICRO
2009
IEEE
15 years 9 months ago
2009
IEEE
Phase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM cells can endure on...