Sciweavers

2631 search results - page 242 / 527
» Less is More
Sort
View
VEE
2006
ACM
178views Virtualization» more  VEE 2006»
15 years 9 months ago
Impact of virtual execution environments on processor energy consumption and hardware adaptation
During recent years, microprocessor energy consumption has been surging and efforts to reduce power and energy have received a lot of attention. At the same time, virtual executio...
Shiwen Hu, Lizy Kurian John
125
Voted
ISPD
2005
ACM
130views Hardware» more  ISPD 2005»
15 years 8 months ago
Improved algorithms for link-based non-tree clock networks for skew variability reduction
In the nanometer VLSI technology, the variation effects like manufacturing variation, power supply noise, temperature etc. become very significant. As one of the most vital nets...
Anand Rajaram, David Z. Pan, Jiang Hu
SCAM
2003
IEEE
15 years 8 months ago
Managing Multi-Billion Dollar IT Budgets using Source Code Analysis
We present a quantitative approach for IT portfolio management. This is an approach that CMM level 1 organizations can use to obtain a corporate wide impression of the state of th...
Chris Verhoef
124
Voted
ISCA
1998
IEEE
145views Hardware» more  ISCA 1998»
15 years 7 months ago
Multi-Level Texture Caching for 3D Graphics Hardware
Traditional graphics hardware architectures implement what we call the push architecture for texture mapping. Local memory is dedicated to the accelerator for fast local retrieval...
Michael Cox, Narendra Bhandri, Michael Shantz
SPAA
1997
ACM
15 years 7 months ago
Pipelining with Futures
Pipelining has been used in the design of many PRAM algorithms to reduce their asymptotic running time. Paul, Vishkin, and Wagener (PVW) used the approach in a parallel implementat...
Guy E. Blelloch, Margaret Reid-Miller