Sciweavers

915 search results - page 9 / 183
» Level Shifter Design for Low Power Applications
Sort
View
DAC
1999
ACM
15 years 2 months ago
Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications
Dual threshold technique has been proposed to reduce leakage power in low voltage and low power circuits by applying a high threshold voltage to some transistors in non-critical p...
Liqiong Wei, Zhanping Chen, Kaushik Roy, Yibin Ye,...
59
Voted
ICMCS
2005
IEEE
123views Multimedia» more  ICMCS 2005»
15 years 3 months ago
Nearly Lossless Content-Dependent Low-Power DCT Design for Mobile Video Applications
This paper proposes a practical content-dependent lowpower DCT design with tolerable quality drop. Lowpower issue has become more and more important, especially for portable devic...
Chia-Ping Lin, Po-Chih Tseng, Liang-Gee Chen
IPC
2007
IEEE
15 years 4 months ago
Design and Validation of a Low-Power Network Node for Pervasive Applications
Pervasive computing refers to making many computing devices available throughout the physical environment, while making them effectively invisible to the user. To further increase...
Juan-Carlos Cano, Carlos Miguel Tavares Calafate, ...
ISQED
2010
IEEE
170views Hardware» more  ISQED 2010»
14 years 11 months ago
New SRAM design using body bias technique for ultra low power applications
A new SRAM design is proposed. Body biasing improves the static noise margin (SNM) improved by at least 15% compared to the standard cells. Through using this technique, lowering ...
Farshad Moradi, Dag T. Wisland, Hamid Mahmoodi, Yn...
84
Voted
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
15 years 2 months ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...