Sciweavers

154 search results - page 19 / 31
» Limiting the power consumption of main memory
Sort
View
CF
2005
ACM
15 years 1 months ago
A case for a working-set-based memory hierarchy
Modern microprocessor designs continue to obtain impressive performance gains through increasing clock rates and advances in the parallelism obtained via micro-architecture design...
Steve Carr, Soner Önder
HPCA
2011
IEEE
14 years 3 months ago
Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing
Flash memory based solid state drives (SSDs) have shown a great potential to change storage infrastructure fundamentally through their high performance and low power. Most recent ...
Feng Chen, Rubao Lee, Xiaodong Zhang
TVLSI
2002
100views more  TVLSI 2002»
14 years 11 months ago
Architectural strategies for low-power VLSI turbo decoders
Abstract--The use of "turbo codes" has been proposed for several applications, including the development of wireless systems, where highly reliable transmission is requir...
Guido Masera, M. Mazza, Gianluca Piccinini, F. Vig...
WICON
2008
15 years 1 months ago
A study of MAC schemes for wireless sensor networks powered by ambient energy harvesting
Energy consumption is a perennial issue in the design of wireless sensor networks which typically rely on portable sources like batteries for power. Recent advances in ambient ene...
Zhi Ang Eu, Winston Khoon Guan Seah, Hwee Pink Tan
CLUSTER
2007
IEEE
15 years 3 months ago
Identifying energy-efficient concurrency levels using machine learning
Abstract-- Multicore microprocessors have been largely motivated by the diminishing returns in performance and the increased power consumption of single-threaded ILP microprocessor...
Matthew Curtis-Maury, Karan Singh, Sally A. McKee,...