Sciweavers

555 search results - page 31 / 111
» Linear decomposition algorithm for VLSI design applications
Sort
View
FCCM
2007
IEEE
485views VLSI» more  FCCM 2007»
15 years 3 months ago
Low-Cost Stereo Vision on an FPGA
We present a low-cost stereo vision implementation suitable for use in autonomous vehicle applications and designed with agricultural applications in mind. This implementation uti...
Chris Murphy, Daniel Lindquist, Ann Marie Rynning,...
DATE
2003
IEEE
99views Hardware» more  DATE 2003»
15 years 5 months ago
Fast Computation of Data Correlation Using BDDs
Data correlation is a well-known problem that causes difficulty in VLSI testing. Based on a correlation metric, an efficient heuristic to select BIST registers has been proposed...
Zhihong Zeng, Qiushuang Zhang, Ian G. Harris, Maci...
IPPS
1999
IEEE
15 years 4 months ago
Scalable Hardware-Algorithms for Binary Prefix Sums
Abstract. Themain contributionof thiswork isto propose a numberof broadcastefficient VLSI architectures for computing the sum and the prefix sums of a w k-bit, k 2, binary sequenc...
Rong Lin, Koji Nakano, Stephan Olariu, Maria Crist...
ALGORITHMICA
2006
77views more  ALGORITHMICA 2006»
14 years 12 months ago
Scalable Parallel Algorithms for FPT Problems
Algorithmic methods based on the theory of fixed-parameter tractability are combined with powerful computational platforms to launch systematic attacks on combinatorial problems o...
Faisal N. Abu-Khzam, Michael A. Langston, Pushkar ...
ICASSP
2010
IEEE
15 years 2 days ago
Sparsity maximization under a quadratic constraint with applications in filter design
This paper considers two problems in sparse filter design, the first involving a least-squares constraint on the frequency response, and the second a constraint on signal-to-noi...
Dennis Wei, Alan V. Oppenheim