Sciweavers

555 search results - page 50 / 111
» Linear decomposition algorithm for VLSI design applications
Sort
View
GLVLSI
2008
IEEE
140views VLSI» more  GLVLSI 2008»
15 years 10 months ago
A table-based method for single-pass cache optimization
Due to the large contribution of the memory subsystem to total system power, the memory subsystem is highly amenable to customization for reduced power/energy and/or improved perf...
Pablo Viana, Ann Gordon-Ross, Edna Barros, Frank V...
VLSID
2007
IEEE
126views VLSI» more  VLSID 2007»
16 years 4 months ago
An ECO Technique for Removing Crosstalk Violations in Clock Networks
Crosstalk noise in the clock network of digital circuits is often detected late in the design cycle, sometimes as late as after first silicon. It is therefore necessary to fix cros...
Amit Kumar, Krishnendu Chakrabarty, Chunduri Rama ...
ICANN
2007
Springer
15 years 10 months ago
Incremental and Decremental Learning for Linear Support Vector Machines
Abstract. We present a method to find the exact maximal margin hyperplane for linear Support Vector Machines when a new (existing) component is added (removed) to (from) the inner...
Enrique Romero, Ignacio Barrio, Lluís Belan...
DAC
2004
ACM
16 years 4 months ago
An analytical approach for dynamic range estimation
It has been widely recognized that the dynamic range information of an application can be exploited to reduce the datapath bitwidth of either processors or ASICs, and therefore th...
Bin Wu, Jianwen Zhu, Farid N. Najm
GLVLSI
2006
IEEE
143views VLSI» more  GLVLSI 2006»
15 years 10 months ago
SACI: statistical static timing analysis of coupled interconnects
Process technology and environment-induced variability of gates and wires in VLSI circuits make timing analyses of such circuits a challenging task. Process variation can have a s...
Hanif Fatemi, Soroush Abbaspour, Massoud Pedram, A...