Sciweavers

1929 search results - page 159 / 386
» Load Balancing with Memory
Sort
View
ICDCS
2010
IEEE
15 years 4 months ago
CONTRACT: Incorporating Coordination into the IP Network Control Plane
—This paper presents the CONTRACT framework to address a fundamental deficiency of the IP network control plane, namely the lack of coordination between an IGP and other control...
Zheng Cai, Florin Dinu, Jie Zheng, Alan L. Cox, T....
207
Voted
MICRO
2000
IEEE
176views Hardware» more  MICRO 2000»
15 years 17 days ago
An Advanced Optimizer for the IA-64 Architecture
level of abstraction, compared with the program representation for scalar optimizations. For example, loop unrolling and loop unrolland-jam transformations exploit the large regist...
Rakesh Krishnaiyer, Dattatraya Kulkarni, Daniel M....
VISUALIZATION
1997
IEEE
15 years 5 months ago
Application-controlled demand paging for out-of-core visualization
In the area of scientific visualization, input data sets are often very large. In visualization of Computational Fluid Dynamics (CFD) in particular, input data sets today can surp...
Michael Cox, David Ellsworth
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
15 years 6 months ago
Automating processor customisation: optimised memory access and resource sharing
We propose a novel methodology to generate Application Specific Instruction Processors (ASIPs) including custom instructions. Our implementation balances performance and area req...
Robert G. Dimond, Oskar Mencer, Wayne Luk
121
Voted
ISLPED
2009
ACM
211views Hardware» more  ISLPED 2009»
15 years 7 months ago
PPT: joint performance/power/thermal management of DRAM memory for multi-core systems
With the popularity of multi-core architecture, to sustain the memory demands from different cores, the memory system is expected to grow significantly in both speed and capacit...
Chung-Hsiang Lin, Chia-Lin Yang, Ku-Jei King