1929 search results - page 189 / 386 » Load Balancing with Memory |
112
Voted
PC
2007
15 years 6 days ago
2007
Parallel volume rendering is one of the most efficient techniques to achieve real time visualization of large datasets by distributing the data and the rendering process over a c...
113
Voted
DATE
2010
IEEE
15 years 5 months ago
2010
IEEE
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
124
Voted
ASPLOS
1987
ACM
15 years 4 months ago
1987
ACM
This paper describes the design and implementation of virtual memory management within the CMU Mach Operating System and the experiences gained by the Mach kernel group in porting...
70
Voted
ISCA
1997
IEEE
15 years 5 months ago
1997
IEEE
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
163
Voted
DSN
2011
IEEE
14 years 15 days ago
2011
IEEE
Phase change memory (PCM) has emerged as a promising technology for main memory due to many advan tages, such as better scalability, non-volatility and fast read access. However,...