Sciweavers

1929 search results - page 197 / 386
» Load Balancing with Memory
Sort
View
WMPI
2004
ACM
15 years 6 months ago
Addressing mode driven low power data caches for embedded processors
The size and speed of first-level caches and SRAMs of embedded processors continue to increase in response to demands for higher performance. In power-sensitive devices like PDAs a...
Ramesh V. Peri, John Fernando, Ravi Kolagotla
108
Voted
EUROPAR
1997
Springer
15 years 4 months ago
Prefetching and Multithreading Performance in Bus-Based Multiprocessors with Petri Nets
The large latency of memory accesses is a major obstacle in obtaining high processor utilization in large scale shared-memory multiprocessors. Access to remote memory is likely to ...
Edward D. Moreno, Sergio Takeo Kofuji, Marcelo H. ...
ICS
2007
Tsinghua U.
15 years 6 months ago
A study of process arrival patterns for MPI collective operations
Process arrival pattern, which denotes the timing when different processes arrive at an MPI collective operation, can have a significant impact on the performance of the operatio...
Ahmad Faraj, Pitch Patarasuk, Xin Yuan
HICSS
2002
IEEE
148views Biometrics» more  HICSS 2002»
15 years 5 months ago
Barriers to a Wide-Area Trusted Network Early Warning System for Electric Power Disturbances
It is apparent that perturbations of the North American electric power grid follow the patterns and characteristics of Self Organized Critical (SOC) systems. Published studies sho...
Paul W. Oman, Jeff Roberts
79
Voted
IPPS
2008
IEEE
15 years 7 months ago
Massively parallel cosmological simulations with ChaNGa
Cosmological simulators are an important component in the study of the formation of galaxies and large scale structures, and can help answer many important questions about the uni...
Pritish Jetley, Filippo Gioachin, Celso L. Mendes,...