Sciweavers

1929 search results - page 254 / 386
» Load Balancing with Memory
Sort
View
62
Voted
VLSID
2004
IEEE
85views VLSI» more  VLSID 2004»
16 years 1 months ago
An Area-Efficient Router for the Data-Intensive Architecture (DIVA) System
A key component of the Data-Intensive Architecture (DIVA) is the Processing-In-Memory (PIM) Routing Component (PiRC) that is responsible for efficient communication between PIM ch...
Sumit D. Mediratta, Jeff Sondeen, Jeffrey T. Drape...
88
Voted
PERCOM
2005
ACM
16 years 11 days ago
Towards an Intrusion Detection System for Battery Exhaustion Attacks on Mobile Computing Devices
Mobile computers are subject to a unique form of denial of service attack known as a battery exhaustion attack, in which an attacker attempts to rapidly drain the battery of the d...
Daniel C. Nash, Thomas L. Martin, Dong S. Ha, Mich...
126
Voted
ICSE
2009
IEEE-ACM
15 years 7 months ago
DYVISE: Performance analysis of production systems research demonstration
Many of today’s complex systems are multithreaded servers that effectively run forever and need to work under varying loads and environments. Understanding the behavior of such ...
Steven P. Reiss
ISPAN
2009
IEEE
15 years 7 months ago
Vector Bank Based Multimedia Codec System-on-a-Chip (SoC) Design
—In this paper, we present a design architecture of implementing a ”Vector Bank” into video encoder system, namely, an H.264 encoder, in order to detect and analyze the movin...
Ruei-Xi Chen, Wei Zhao, Jeffrey Fan, Asad Davari
89
Voted
LCN
2006
IEEE
15 years 6 months ago
Minimizing Cache Misses in an Event-driven Network Server: A Case Study of TUX
We analyze the performance of CPU-bound network servers and demonstrate experimentally that the degradation in the performance of these servers under highconcurrency workloads is ...
Sapan Bhatia, Charles Consel, Julia L. Lawall