162 search results - page 26 / 33 » Load Latency Tolerance in Dynamically Scheduled Processors |
101
click to vote
ICPP
1998
IEEE
15 years 1 months ago
1998
IEEE
Exploiting locality at run-time is a complementary approach to a compiler approach for those applications with dynamic memory access patterns. This paper proposes a memory-layout ...
SENSYS
2003
ACM
15 years 2 months ago
2003
ACM
Experience has shown that the power consumption of sensors and other wireless computational devices is often dominated by their communication patterns. We present a practical real...
SC
1995
ACM
15 years 1 months ago
1995
ACM
The goal of this work is to explore architectural mechanisms for supporting explicit communication in cachecoherent shared memory multiprocessors. The motivation stems from the ob...
ICPP
2009
IEEE
15 years 4 months ago
2009
IEEE
Memory-intensive threads can hoard shared resources without making progress on a multithreading processor (SMT), thereby hindering the overall system performance. A recent promisi...
84
Voted
SC
2004
ACM
15 years 3 months ago
2004
ACM
A task-based execution provides a universal approach to dynamic load balancing for irregular applications. Tasks are arbitrary units of work that are created dynamically at runtim...